Compact modeling of inter-device radiation-induced leakage underneath the gateless thick STI oxide is presented and validated taking into account CMOS technology and hardness parameters, dose-rate and annealing effects, and dependence on electric modes under irradiation. It was shown that proposed approach can be applied for description of dose dependent static leakage currents in complex FPGA circuits.
Introduction
The problem of radiation-induced leakage in CMOS circuits is a challenge which questions the main merit of the CMOS technology -its low consumption in the off-state regime [1] . It is well-known that the total ionizing dose (TID) induced supply current of the CMOS circuits is composed of the two components. First, it is the intra-device edge drain-to-source leakage currents through the narrow conductive paths near the transistor sidewall isolation which is proportional to the number of fingers [2] . Second, it is the inter-device leakage through parasitic conductive paths under the thick Shallow Trench Isolation (STI) oxides between, for instance (see Fig. 1 ), the n + source/drain region of an n-channel device and the n-well region of an adjacent pchannel device [3, 4] . There is a large body of experimental evidence that radiation-induced supply current is not proportional to the finger number, which implies the importance of inter-device leakage, especially for sub-100 nm technologies [5, 6, 7] . This means that the IC supply leakage is not an additive sum of leakages in the separate local transistors, and it is more a global response of the whole circuit. One of the distinctive features of the effective parasitic transistor structure of inter-device leakage is a lack or remoteness of the conductive gate above thick STI oxide.
Despite the low values of electric fields E ox in such oxides (typically ≤10 5 V/cm), they are capable to accumulate a significant number of positively charged defects near the interface between the isolation oxide and the p-Si substrate, causing occurrence of the parasitic electron channels [8, 9] . The objective of this study is to develop a physics-based analytical model for compact simulation of the dose dependencies of total IC supply current as functions of the total dose at different dose rates, assuming the dominance of inter-device component.
The rest of this paper is organized as follows. The Sec. 2 focuses on a concise description of the physics-based model and its features. The model validation and radiation-oriented applications are presented in Sec. 3. Sec. 4 is devoted to simulation of the TID induced circuit leakage in FPGAs.
Parasitic leakage current modeling

Electrostatics of the gateless transistor structure
The positive charge accumulated in the oxide leads to the surface potential changing underneath the thick oxide. The surface potential shift depends on the thickness of the oxide, concentration of charged traps and doping of the p-epi substrate. The electric neutrality condition without the gate is described by the equation N ox = N S . Here, N S is the total (negative) charge density in the silicon substrate, which can be represented using the charge-sheet approximation as a sum of the channel n S and the depletion layer densities [10]
where 
where φ F = φ T ln N A /n i is the Fermi level position marker, where 
where ε S ε 0 is the Si permittivity. Eq. (2) is valid on a condition φ S > φ F when the electron inversion layer underneath the thick STI has already formed.
Surface potential as functions of oxide trapped charge
Then the electric neutrality condition can be written as follows
where a ≡ N ox /N A L D . When one can neglect the exponential term in (4), i.e., at 2φ F > φ S > φ F (depletion mode), we have
This as a usual form of the expression for surface potential has a square dependence on concentration of the charge in the oxide [12] . Note that increase of substrate doping hinders the band bending at moderate N ox (i.e., at N ox < N A x D (2φ F )), since we have φ S ∝ 1/N A in (5), and, at the same time, it provides the larger maximum values of φ S because of an increase in φ F .
Electron density as a function of the oxide trapped charge
Then, the parasitic electron density as a function of N ox , N A , and temperature can be calculated using the charge-sheet approximation 
This compact analytical formula with the clear physical parameters is the main result of this work.
General relations (6) and (7) have quite incomprehensible forms. To make them more physically transparent, it is instructive to consider some special cases. For the case N ox < N A x D (2φ F ), which equivalent to the depletion and weak inversion mode condition φ S < 2φ F , we have (5) and 
For the strong inversion case Fig. 3 shows the dependency of the parasitic channel electron densities as a function of the oxide-trapped charge density calculated at different substrate doping levels.
Notice that the calculated dependencies of n S on N ox have a threshold form which is caused by the deep physical reasons. Until the surface potential φ S reaches the value φ F , the electron conductive channel beneath the oxide is absent in principle. So, the substrate doping effectively suppresses the formation of parasitic electron channels under the oxides. A formal inclusion of the interface traps in this model does not significantly change the qualitative and even quantitative results but introduces additional uncertainties associated with the inability to determine their parameters. (1) drain-to-source leakage and (2) leakage between the n + source/drain region of an n-channel device and the n-well region of an adjacent p-channel device. Fig. 2 . Surface potential simulated as a function of positive oxide-trapped defects density at different doping levels of the p-type substrate, the oxide thickness t ox = 500 nm. Microelectronics Reliability 84 (2018) 181-186 
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